ABSTRACT
INTRODUCTION
The modern electronics industry is witnessing the dominance of miniaturization in every sphere of electronics and communications forming the backbone of medical electronics, mobile communications, computers, state-of-art processors etc. Designing high performance analog circuits is becoming increasingly challenging with the persistent trend towards reduced supply voltages. An important factor concerning analog circuits is that, the threshold voltages of future standard CMOS technologies are not expected to decrease much below what is available today. Though the MOS transistor is a four terminal device, it is most often used as a three terminal device since the bulk terminal is tied either to the source terminal. Therefore, a large number of possible MOS circuits are overlooked; hence a good solution to overcome the threshold voltage is to use the Bulk-driven principle [1] [2] [3] .
The principle of the Bulk-driven method is that, the gate-source voltage is set to a value sufficient to form an inversion layer, and an input signal is applied to the bulk terminal. Since the bulk voltage affects the thickness of the depletion region associated with the inversion layer i.e. the conduction channel. The drain current can be modulated by varying the bulk voltage through the body [4] [5] [6] . In the present work a Low Power Low Voltage Bulk driven Balanced Operational Transconductance Amplifier has been designed. In this design inputs are applied to the bulk terminal of the NMOS input transistors and gate terminals are biased with a voltage so that the NMOS transistors come in active region. In this manner, the threshold voltage can be either reduced or removed from the signal path.
BULK-DRIVEN BALANCED OTA
When the input devices of the bulk-driven differential pair in Figure 1 . operate in the strong inversion saturated region, their drain current is given by:
Where, the symbols have their usual meaning and the channel length modulation effect has been neglected. The behavior of the threshold voltage as a function of the bulk-tosource voltage VBS of the input devices can be expressed as
Where, V TH0 is the value of the threshold voltage V TH when V BS is zero, γ is the body effect parameter, and ΦF is Fermi potential. The operation of bulk-driven devices is based on the body effect, that is, on the dependence of V TH on V BS [7] [8] . Indeed, from (1) and (2), I D changes when changing V BS and, hence, a transconductance function between the bulk voltage and the drain current is achieved. The transconductance of a bulk-driven MOS transistor may be obtained from (1) and (2) 
Where, g m is the gate transconductance of the device. If typical values for γ and ΦF are considered, the value of g mb ranges from 20% to 50% the value of g m .
To enable body driving, one must first bias the gate to develop a channel inversion layer. Once the inversion layer has been formed there will be depletion region associated with junction of the inversion layer and transistor body. The current is then modulated by varying the body voltage, which in turn modulates the inversion layer width via the depletion region. The drain current versus body voltage for this condition is obtained from (1) and (2) 
BULK DRIVEN BALANCED OTA
The Bulk-driven OTA was presented in [9] [10] [11] [12] . The two-stage OTA is shown in Figure1. It consists of two stages, the first which is combined of the Bulk-driven differential stage with NMOS input devices M1 and M2 and the current mirror M3 and M4 acting as an active load. By setting the gate-source voltage to a value sufficient to turn on the transistor, then the operation of the Bulk-driven MOS transistor becomes a depletion type. Input voltage is applied to the bulkterminal of the transistor to modulate the current flow through the transistor. OTA with Bulkdriven input transistors has been designed. The design is depicted in Figure 1 and the simulation results are shown in Table 1 . 
BULK DRIVEN BALANCED OTA CHARACTERISTICS
Operating the MOS through the bulk-terminal allows the design of extremely low-supply voltage circuits. The behavior of the bulk-driven MOSFET is very close to a junction-field-effect transistor (JFET), the signal is applied between the bulk and the source and the current flowing from the source to the drain is modulated by the reverse bias applied on the bulk. The gate-source voltage of the MOS is fixed and is set to turn the MOSFET on. Desirable characteristics of Bulkdriven transistors are [10, 11] :
• Low-voltage low-power consumption of the circuits.
• Design simplicity and the acceptable features of the circuits.
• Depletion characteristics avoid VT requirement in the signal path.
• The conventional front gate could be used to modulate the Bulk-driven MOS transistor.
Undesirable characteristics of Bulk-driven transistors are:
• The transconductance of a Bulk-driven MOST is smaller than that of a conventional Gatedriven, which may result in lower GBW in OTA.
• The polarity of the Bulk-driven MOST is technology related. For a P (N) well CMOS process, only N (P) channels Bulk-driven MOSTs are available. This may limit its applications. For example a rail-to-rail Bulk-driven op-amp needs a dual well process to realize it, this process is more expensive, bigger chip area needed and it has worst matching comparing with one well process.
• Prone to turn on the bulk-channel PN junction, which may result in a latch-up problem.
AC Response
This response is used for observing open loop gain, Unity Gain Bandwidth (UGB), 3-dB bandwidth and the Phase Margin of the circuit. In the test setup a differential AC signal of 1V is applied to the inputs. No dc bias potential is applied to bulk terminals. The bias voltage is applied to gate terminals to bring transistor in saturation region. The output was taken between single end and ground terminal. The Gain of Bulk Driven Balanced OTA is 12 dB , 3dB bandwidth is 300KHz, Unity Gain Bandwidth is 1.31MHz, Phase Margin is (-73º+180º) 107º
Step Response
The slew rate is defined as the ratio of the maximum output current to the load capacitance as shown below:
It is specified on the amplifier's data sheet in units of V/µs. It implies that if the input signal applied to an amplifier circuit is of the nature that demands an output response faster than the specified value of SR, the operational amplifier will not comply. The settling time of an amplifier is very important parameter as it defines the speed at which amplifier can be sampled. For measurement of slew rate a step signal of 0.9V is applied at non inverting terminal of the amplifier. The amplifier's slew rate is 543mV/µs for rising edge and 226mV/ µs for the falling edge and settling time of is 0.7µs
Effect of Variation of Temperature on Frequency response
The frequency response is shown in Figure 6 . at different temperatures. The temperature is varied from -20º to 70 º and corresponding change in gain is from 11.28dB to 12.43dB. The gain will decrease with temperature because transconductance of opamp will decrease with temperature. The decrement in transconductance is due to decrement in mobility. 
Transient Results
We get the output swing (peak to peak) 550mV. In this we can apply an input signal of swing 400mV for which the output signal swing is not distorted. Simulation result is shown Figure 7 . 
Power Measurement
Average power consumed at 0.9 V supply is 3.9µW. Power consumption at different power supplies are shown in Figure 8 . 
Noise Analysis
The input referred noise is 400nV/√‫ݖܪ‬ and output referred noise is 800 nV/√‫.ݖܪ‬ The simulations for noise analysis are shown in Figure 9 (a) and 9(b). 
DC OTA Response at Various Common Mode Voltages
The output voltage is measured at different differential input (VVdiff) ranging from -0.5V to 0.9 V .This simulation is done at various common mode voltages(Vcm) ranging from 0 to 0.5V. The simulation is shown in Figure 10 . Also output voltage is plotted at differential input ranging from 0 to 900mV in Figure 11 . In this graph we can see that output is linearly following the input over a range of input voltage from 200 to 800mV. The linear range is 600mV. Figure 11 . Output Voltage is plotted against dc sweep of input voltages 
CONCLUSION
In this paper a two stage low power low voltage Bulk Driven Balanced OTA has been designed and simulated. In this circuit as inputs are applied on bulk terminal so threshold voltage limitation is not there, i.e. we can have input of more voltage swing to obtain output swing without distortion. The output voltage swing is 550 mV and input referred noise of the proposed bulk driven circuit is 400 nV/√‫ݖܪ‬ and output referred noise is 800 nV/√‫ݖܪ‬ . This circuit is operated at a power supply of 0.9V and the power dissipation is 3.9µW.
As power and voltage are the two main constraints in analog/mixed signal systems. Bulk driven NMOS input transistors are used for low power and low voltage design. The ac signal is applied to Bulk terminal and gate terminal is at ac ground. The current in NMOS transistor is modulated by bulk signal which is a novel technique to avoid threshold voltage limitation in the path of input ac signal. Gate terminal is only biased to bring the transistor in active region. This technique uses all the four terminals of MOS device as bulk terminal is ignored in earlier years and is not fully utilized to improve device performance.
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